The reversible logical circuits, due to their economised power consumption in comparison with their counterparts with binary circuits, have become a major issue of study. A reversible circuit with equal parity of inputs and outputs is considered as a parity preserving circuit. In such circuits, any fault effecting only one logical signal, is detectable at the main outputs. A new 5 × 5 parity preserving reversible block called RRH is proposed which would operate as a half adder/subtractor and a full adder/subtractor. The outcome of comparisons indicates that this proposed block outperforms its counterparts with respect to the number of constant inputs and garbage outputs, quantum cost and circuit dimensions.
Introduction
In this article, a parity preserving reversible full adder/subtractor circuit is proposed. This statement will be presented as (PPRFA/SC) due to its lengthy nature.
Preventing power dissipation in digital circuit design is of essence. Landauer proved that one of the major power dissipation sources in digital circuits is the data lose which is not observed in non-reversible computations. Data lose is due to obliteration of any data bit during computation where at least KTLn2 joule is dissipated, where K is the Boltzman's constant and T is the absolute temperature at which the computation is carried out. The data dissipation in non-reversible computations is defined as: knowing the output vector of circuit alone, would not lead to knowing how much the volume of the input vector is (Landauer, 1961) . Bennet (1973) proved that the data wastage can be prevented by applying reversible logic in digital circuits design, since in reversible computation process in the inner circuit none of the data bits need to be obliterated. A computation is named reversible where at any stage of operation the specific input obtained through its circuit output (Khlopotine et al., 2002) . When a circuit is made of reversible gates it will be a reversible one in whole, hence allowing reversible computation implementation (Bennet, 1973; Khlopotine et al., 2002) .
To implement reversible circuits, reversible hardware application is a must. Many attempts are made in this respect through the optical, quantum, CMOS and nano technologies (Merkle, 1993; Schrom and Selberherr, 1996) . Since the nature of quantum gates is reversible, it can be claimed that the most practical grounds of reversible logic is within quantum computers. The quantum gates can be applied as reversible gates in implementing the reversible circuits, hence, quantum technology is the best candidate for this purpose (Wille et al., 2009 ). An appropriate method based on preserving parity is introduced by Parhami (2006) for detecting error in reversible circuits.
Among all logical circuits applied in digital processes, the full adder and the full subtractor circuits are very popular, this is based on the fact that: these circuits can be used to implement any arithmetic operations such as addition (Ebrahimi et al., 2016; Haghparast and Navi, 2008a, 2008b; Haghparast, 2011; Haghparast and Shams, 2012; Haghparast and Shoaei, 2015; Moghimi and Reshadinezhad, 2015; , subtraction (Moghimi and Reshadinezhad, 2015; Monfared and Haghparast, 2016) , multiplication (Haghparast et al., 2009; Moghadam and Navi, 2012; Pouraliakbar et al., 2011; Reshadinezhad et al., 2015) and division (Dastan and Haghparast, 2011) . Hence, an improvement in full adder and full subtractor circuits operations affect the performance of the whole circuit.
The setup of this article consist of: preliminaries in Section 2; literature review in Section 3; the proposed design in Section 4; functionalities of this proposed block in Section 5; result and discussion in Section 6; and conclusion in Section 7.
Preliminaries

The initial definitions on reversible logic
The two necessary conditions in making a logic gate or circuit a reversible logic are (Bennet, 1973; Khlopotine et al., 2002) :
1 The equal number of inputs and outputs of a gate or circuit.
2 The establishment of one to one mapping between every input pattern with one of the output patterns, in a sense that each input vector is recovered in an individual manner from its corresponding output vector.
There exist criteria and parameters in comparing the complicity and efficiency of reversible logical circuits design. To determine the circuit complexity in quantum logic it is assumed that the circuits are implemented through basic quantum gates (Khlopotine et al., 2002) . These gates are of the reversible gate types of 1 × 1 named NOT and 2 × 2 with names CNOT, controlled-V and controlled-V + (Hung et al., 2006) , the schematics of which are presented in Figure 1 . Figure 2 shows quantum realisation of symmetric quantum gates which in fact are the merged forms of basic quantum 2 × 2 gates. These symmetric quantum gates are able to reduce the quantum cost of two to the quantum cost of one because each of these symmetric quantum gates bears quantum cost of one. 
Quantum V gate is equivalent to the square root of NOT gate. And V + gate is equal to Hermitian of V gate.
In gates CNOT, controlled-V and controlled-V + the first input role is the control input and when this input is 1 the NOT, V and V + of the second input are transferred to the second output; when 0 the second output equals the second input. In these three gates, the first output always equals the first input and in NOT gate, the inverse input is always transferred to the output.
When two controlled-V gates or two controlled-V + gates are in series; in case the control input of both gates is 1, a NOT gate will be resulted. Equation (2) and equation (3) indicate this issue.
When a controlled-V gate and a controlled-V + gate are in series and vice versa; in case the control input of both gates is 1, they will behave as a quantum wire. Equation (4) and equation (5) indicate this issue. In these two equations, I is an identity function.
Some of the complexity criteria for reversible logic circuit are pointed out below (Krishna Prasad and Satyadey, 2012):
• Quantum cost: the 1 × 1 and 2 × 2 gates count, necessary for implementation in reversible circuit.
• Garbage output: the output of every gate not regarded as another gate's input or not applied as the main output.
• Constant input: the input with the fixed values 0 or 1.
The main objective of different quantum circuit designers is to reduce any of these criteria. Designing reversible circuits is much more difficult than that of the common logical circuits, since in reversible design applying feedback and fanout is prohibited (Perkowski et al., 2001 ).
Parity preserving reversible circuit
A reversible circuit is considered as a parity preserving circuit when parity of its inputs are equal to parity of its outputs (Parhami, 2006) , an example: when there exists a 4 × 4 reversible circuit with A, B, C and D inputs and P, Q, R and S outputs it is considered as a parity preserving circuit provided equation (6) holds true:
Literature review
There exist a number of parity preserving reversible gates with different dimensions and quantum costs: 3 × 3 FRG (Fredkin and Toffoli, 1982) , 4 × 4 MIG (Islam et al., 2009 ), 3 × 3 NFTG (Haghparast and Navi, 2008c ) and 3 × 3 F2G (Parhami, 2006) to name a few with quantum cost of 5, 7, 5 and 2, respectively. Figure 3 shows the reversible schematic Fredkin gate and quantum realisation of it. As it is shown in this figure the quantum cost is 5. The full adder/subtractor circuit is one of the main arithmetic circuits that has promoted many attempts in designing PPRFA/SC. Kaur and Dhaliwal (2012) applied Feynman double and Fredkin gates designed a parity preserving reversible half adder/subtractor circuit (This statement will be presented as (PPRHA/SC) due to its lengthy nature.) and then, as the norm dictates, they designed a PPRFA/SC through two of these half adder/subtractor circuit, which consists of nine constant inputs, 11 garbage outputs and quantum cost of 30. Prashanth et al. (2013a) applied the FRG and MIG gates designed a PPRHA/SC and then, as the norm dictates, they designed a PPRFA/SC through two of these half adder/subtractor circuit, which consists of five constant inputs, seven garbage outputs and quantum cost of 26. Here, it is revealed that the findings in Prashanth et al. (2013a) have improved in comparison with the findings in Kaur and Dhaliwal (2012) . Prashanth et al. (2013b) applied two MIG gates and one FRG gate in proposing PPRFA/SC where the procedure applied in (Kaur and Dhaliwal, 2012; Prashanth et al., 2013a) is not observed. This new circuit consists of two constant inputs, four garbage outputs and quantum cost of 19, it is revealed that the findings have improved in comparison with the findings in Kaur and Dhaliwal (2012) and Prashanth et al. (2013a) . Sarker et al. (2014) proposed two 5 × 5 parity preserving reversible gates named HASFT and FASFT, then they proposed three designs for PPRHA/SC: one forms a Feynman double gates and two Fredkin gates, the other forms one MIG and one Fredkin gate and the last forms a HASFT gate. This was followed by proposing four designs for PPRFA/SC as: consisting of two half adders from design one and one Feynman double gate; consisting of two half adders from design two and one Feynman double gate; consisting of two half adders from design three and one Feynman double gate and consisting of one FASFT and one Fredkin gate.
The fourth full-adder/subtractor with two constant inputs, four garbage outputs and quantum cost of 15, with respect to the number of constant inputs and garbage outputs and quantum cost in relation to the three previous designs indicate an improvement. This circuit outperforms the design introduced by Prashanth et al. (2013b) regarding quantum cost.
A 5 × 5 parity preserving reversible gate named P2RG is introduced by (Khandelwal and Saini, 2015) , which is accompanied with Fredkin gate and applied in introducing a PPRFA/SC. This new circuit consists of two constant inputs and four garbage outputs, it is revealed that the findings have improved in comparison with the findings in Kaur and Dhaliwal (2012) and Prashanth et al. (2013a Prashanth et al. ( , 2013b .
The proposed design
Here, we propose a new 5 × 5 reversible block called RRH. It consists of five inputs represented by symbols: A, B, C, D and E and five outputs represented by symbols: P, Q, R, S and T. This is a parity preserving block, since the XOR in the inputs are equal to that of the outputs represented in equation (7) below:
In equations (8)- (12), the logical terms of each one of this block's outputs are presented. The block diagram and reversible schematic of this block are presented in Figure 4 . As the figure shows, this block consists of two Fredkin gates and four CNOT gates. The proposed block is implemented through basic quantum gates which is shown in Figure 5 . As it is shown in this figure the quantum cost is 14. The truth table of the RRH block is given in Table 1 . As this truth table shows, this block is reversible since first, the number of its inputs and outputs is equal and second, all its output vectors are unique. Table 1  Truth table of 
As a half adder/subtractor
As observed in Figure 6 , when inputs A and E represent the fixed 0 inputs, and input B acts as the selector, this block act as a half adder/subtractor; when B is 0, this block acts as a half adder of C and D inputs and output Q is the sum of inputs C and D, and output R is equal to the carry digit of this adding function, and in case B equals 1 this block would act as a half subtractor on C and D inputs and output Q is the difference between C and D inputs and output R is equal to the borrowed digit of this subtracting function. In this application the outputs P, S and T are considered as the garbage ones. 
As a full adder/subtractor
As observed in Figure 7 , when input A is a fixed 0 input and input B act as the selector, this block acts as a full adder/subtractor; when B is 0, This block acts as a full adder of C, D and E inputs and output Q is the sum of inputs C, D and E and output R is equal to the carry digit of this adding function and in case B equal 1 this block would act as a full subtractor on C, D and E inputs and output Q is the difference between C, D and E inputs and output R is equal to the borrowed digit of this subtracting function. In this application the outputs P, S and T are considered as the garbage ones. 
Results and discussions
In order to have an optimum parity preserving quantum reversible full adder/ subtractor circuit some hypotheses are considered:
Hypothesis 1 To design a PPRFA/SC, the circuit diameters must be at least 5 × 5.
Proof:
The assumption here is: the circuit diameters are 4 × 4; the inputs are named A, B, C and D; the outputs are named P, Q, R and S; input A is the selector input, that is, when A is 0, this circuit acts as a full adder on inputs B, C and D; the output Q is equal to the sum of inputs B, C and D; output R equals the carry digit of this adding and when A is 1, this circuit acts as a full subtractor on inputs B, C and D; the output Q is the difference of inputs B, C and D and output R is equal to the borrowed digit of this subtract.
In the truth table of this circuit, Table 2 , it is observed that: parity of input vectors for minterms 8, 13 and 14 is equal to 1 and in order to have a parity preserving circuit the parity of output vectors of these three minterms must be 1 as well. In these three minterms both the Q and R outputs are 0 and in order to make the parity of these three output vectors 1, one of the outputs of P and S must be 0 and the other 1. Consequently, two of the output vectors of the three minterms would equal each other and this is in contradiction with the second condition of the circuit being a reversible circuit. Table 2 The truth table of a 4 × 4 PPRFA/SC to prove the non-reversible nature of this circuit Therefore, to have a PPRFA/SC the circuit dimensions must be at least 5 × 5.
Minterm
Hypothesis 2 To design a PPRFA/SC, the number of garbage outputs must be at least 3.
Proof: As proved in Hypothesis 1, the circuit dimensions must be at least 5 × 5, where three of these outputs are idle in the circuit, indicating that in a PPRFA/SC the least garbage outputs are 3.
Hypothesis 3 To design a PPRFA/SC, the number of constant inputs must be at least 1.
Proof: As proved in Hypothesis 1, the circuit dimensions must be at least 5 × 5, where three of these inputs are attributed to inputs that are to be added together or be subtracted from, one input is used as the selector between these two operations and the remaining one input is considered as the constant input; as a result, in a PPRFA/SC the least number of constant input is 1.
According to the above discussions on the hypotheses, this proposed design, as for circuit dimensions, number of constant inputs and the number of garbage outputs is an optimised one.
The quantum parameters of this proposed design is compared with similar designs in Table 3 and as observed this proposed design outperforms its counterparts as for the number of constant inputs and garbage outputs, quantum cost and circuit dimensions. Table 3 The comparative table of this proposed design against its counterparts, the quantum parameters
Designs
Constant inputs
Garbage outputs
Quantum cost Circuit dimensions
Design #1 in Kaur and Dhaliwal (2012) 9 11 30 13 × 13 Circuit dimension(n of n ×n)
Different Designs
Des ign #1 in (Kaur and Dhaliwal, 2012) Des ign #2 in (Pra s ha nth et a l., 2013a ) Des ign #3 in (Pra s ha nth et a l., 2013b) Des ign #4 in (Sarker et al., 2014) Des ign #5 in (Khandelwal and Saini, 2015) propos ed design
The number of constant inputs improvement of the proposed design is %88.8, %80, %50, %50 and %50 in comparison to articles (Kaur and Dhaliwal, 2012; Prashanth et al., 2013a; 2013b; Sarker et al., 2014; Khandelwal and Saini, 2015) , respectively. The proposed design has less number of garbage outputs against the articles mentioned above by %72.7, %57.1, %25, %25 and %25. Considering the quantum cost of the proposed design in comparison to articles (Kaur and Dhaliwal, 2012; Prashanth et al., 2013a Prashanth et al., , 2013b Sarker et al., 2014) , it shows %53.3, %46.1, %26.3 and % 6.6 improvement, respectively. It is worth mentioning that article (Khandelwal and Saini, 2015) has not reported their quantum cost factor. Finally, the comparison of the circuit dimensions shows an improvement of %61.5, %44.4, %16.6, %16.6 and %16.6 in comparison to articles mentioned above. Figure 8 A through D shows the improvement variations of the proposed designs against the articles of Kaur and Dhaliwal (2012), Khandelwal and Saini (2015) , Prashanth et al. (2013a Prashanth et al. ( , 2013b and Sarker et al. (2014) graphically.
Conclusions
The adder and subtractor constitute the most essential circuits in computation; therefore, any advance in their efficiency would contribute to the whole circuit improvement. The reversible logic, due to nonoccurrence of inner heat removal within is of specific concern and can be considered as new circuits design. In this article a new parity preserving quantum reversible block is introduced. The functions of this proposed block vary as: half adder/subtractor and full adder/subtractor. As illustrated in a tabulated form and graphical figures, this PPRFA/SC overcome its counterparts as for: number of constant inputs, circuit dimensions and number of garbage outputs are optimised; quantum cost is improved. The proposed reversible full adder/subtractor block will find applications in emerging nanotechnology based systems requiring dedicated reversible adder or subtractor units, and in computing circuits design would improve all computing functions. The design proposed here is in the nanoscale criteria in nanothechnology. Thus the proposed design can be used to construct more complex circuits in nanothechnology.
